| CPC H01L 24/96 (2013.01) [H01L 21/561 (2013.01); H01L 21/568 (2013.01); H01L 21/78 (2013.01); H01L 22/20 (2013.01); H01L 22/26 (2013.01); H01L 23/544 (2013.01); H01L 22/12 (2013.01); H01L 2223/54426 (2013.01); H01L 2224/95001 (2013.01); H01L 2224/95121 (2013.01)] | 20 Claims |

|
1. A shift control method in manufacture of semiconductor device, comprising:
placing a plurality of semiconductor dies over a carrier, wherein an overlay offset is between a first target of one of the plurality of semiconductor dies and a second target of the one of the plurality of semiconductor dies, the first target and the second target are stacked upon one another, and the overlay offset is compensated when placing the one of the plurality of semiconductor dies over the carrier;
encapsulating the plurality of semiconductor dies with an insulating encapsulation over the carrier, wherein at least portions of the plurality of semiconductor dies are shifted after encapsulating; and
forming a lithographic pattern at least on the plurality of semiconductor dies, wherein forming the lithographic pattern comprises compensating for a shift in a position of the portions of the plurality of semiconductor dies.
|