| CPC H02M 1/44 (2013.01) [H02M 1/081 (2013.01); H02M 1/088 (2013.01); H02M 1/123 (2021.05); H02M 3/33573 (2021.05); H02M 3/33592 (2013.01)] | 10 Claims |

|
1. A control circuit for reducing electromagnetic radiation, comprising: an inverter circuit, a first adaptive control circuit, a first oscillation circuit and a first driving circuit; wherein
a first output end of the inverter circuit is configured to output a first voltage signal, and a second output end of the inverter circuit is configured to output a second voltage signal;
the first oscillation circuit is configured to generate and output a first oscillation signal;
a first sampling end of the first adaptive control circuit couples to the first voltage signal,
a second sampling end of the first adaptive control circuit couples to the second voltage signal, an input end of the first adaptive control circuit is electrically connected with an output end of the first oscillation circuit, and an output end of the first adaptive control circuit is electrically connected with an input end of the first driving circuit, and the first adaptive control circuit is configured to generate a first phase control signal according to the first oscillation signal and a phase difference between the first voltage signal and the second voltage signal; and
an output end of the first driving circuit is electrically connected with a control end of the inverter circuit, and the first driving circuit is configured to adjust an output of the inverter circuit according to the first phase control signal, so that the phase difference between the first voltage signal and the second voltage signal is less than a first preset threshold;
wherein the inverter circuit comprises a first transistor, a second transistor, a third transistor and a fourth transistor, wherein a first electrode of the first transistor is electrically connected with a direct current (DC) power supply, and a second electrode of the first transistor is electrically connected with a first electrode of the second transistor, and the second electrode of the first transistor serves as the first output end of the inverter circuit, a second electrode of the second transistor is grounded, a first electrode of the third transistor is electrically connected with the first electrode of the first transistor, a second electrode of the third transistor is electrically connected with a first electrode of the fourth transistor, the second electrode of the third transistor serves as the second output end of the inverter circuit, and a second electrode of the fourth transistor is grounded, the control end of the inverter circuit comprises a first control end, a second control end, a third control end and a fourth control end, wherein a third electrode of the first transistor serves as the first control end, a third electrode of the second transistor serves as the second control end, a third electrode of the third transistor serves as the third control end, and a third electrode of the fourth transistor serves as the fourth control end; and
the output end of the first driving circuit comprises a first driving output end, a second driving output end, a third driving output end and a fourth driving output end, wherein the first driving output end is electrically connected with the first control end of the inverter circuit, the second driving output end is electrically connected with the second control end of the inverter circuit, the third driving output end is electrically connected with the third control end of the inverter circuit, and the fourth driving output end is electrically connected with the fourth control end of the inverter circuit;
wherein the first phase control signal comprises a first control signal and a second control signal, the output end of the first adaptive control circuit comprises a first output end and a second output end, the first output end of the first adaptive control circuit is configured to output the first control signal and the second output end of the first adaptive control circuit is configured to output the second control signal; and
the first driving circuit comprises a first driving sub-circuit and a second driving sub-circuit, wherein a first output end of the first driving sub-circuit serves as the first driving output end, a second output end of the first driving sub-circuit serves as the third driving output end, a first output end of the second driving sub-circuit serves as the second driving output end, and a second output end of the second driving sub-circuit serves as the fourth driving output end, an input end of the first driving sub-circuit couples to the first control signal, and an input end of the second driving sub-circuit couples to the second control signal.
|