| CPC G09G 3/3233 (2013.01) [G09G 3/3266 (2013.01); G09G 2300/0819 (2013.01); G09G 2310/062 (2013.01); G09G 2320/0257 (2013.01); G09G 2320/045 (2013.01)] | 12 Claims |

|
1. A pixel circuit, comprising a light-emitting element, a driving circuitry, a first resetting circuitry, a first control circuitry and a second control circuitry, wherein the first resetting circuitry is coupled to a first scanning line, a first initial voltage end and a first node, and configured to write a first initial voltage provided by the first initial voltage end into the first node under the control of a first scanning signal provided by the first scanning line;
the first control circuitry is electrically coupled to a second light-emission control line, a power supply voltage end and a second node, and configured to control the power supply voltage end to be electrically coupled to the second node under the control of a second light-emission control signal provided by the second light-emission control line;
the second control circuitry is electrically coupled to a first light-emission control line, a third node and a first electrode of the light-emitting element, and configured to control the third node to be electrically coupled to the first electrode of the light-emitting element under the control of a first light-emission control signal provided by the first light-emission control line;
a control end of the driving circuitry is electrically coupled to the first node, a first end of the driving circuitry is electrically coupled to the second node, a second end of the driving circuitry is electrically coupled to the third node, and the driving circuitry is configured to control the second node to be electrically coupled to the third node under the control of a potential at the first node; and
a second electrode of the light-emitting element is electrically coupled to a first voltage end;
wherein the first light-emission control signal and the second light-emission control signal are different light-emission control signals;
wherein the driving circuitry comprises a driving transistor, a voltage difference between the first initial voltage and a power supply voltage is smaller than a threshold voltage of the driving transistor;
wherein an absolute value of the power supply voltage is greater than 1.5 times of an absolute value of the threshold voltage;
wherein the pixel circuit further comprises a data writing circuitry and a threshold compensation circuitry, wherein the threshold compensation circuitry is electrically coupled to a second scanning line, the first node and the third node, and configured to control the first node to be electrically coupled to the third node under the control of a second scanning signal provided by the second scanning line; and the data writing circuitry is electrically coupled to a third scanning line, a data line and the second node, and configured to write a data voltage provided by the data line into the second node under the control of a third scanning signal provided by the third scanning line;
wherein the pixel circuit further comprises a second resetting circuitry electrically coupled to the second scanning line, a second initial voltage end and the first electrode of the light-emitting element, and configured to write a second initial voltage provided by the second initial voltage end into the first electrode of the light-emitting element;
wherein a transistor in the first resetting circuitry, a transistor in the second resetting circuitry, a transistor in the data writing circuitry and a transistor in the threshold compensation circuitry are p-type transistors, the first scanning signal, the second scanning signal and the third scanning signal are provided by a same scanning signal generation circuitry, the first scanning signal is an mth-level scanning signal provided by the scanning signal generation circuitry, the second scanning signal is an (m+1)th-level scanning signal provided by the scanning signal generation circuitry, and the third scanning signal is an (m+2)th-level scanning signal provided by the scanning signal generation circuitry, where m is a positive integer.
|