| CPC H04W 72/1268 (2013.01) [H04W 72/23 (2023.01)] | 20 Claims |

|
1. A baseband processor configured to, when executing instructions stored in a memory, perform operations comprising:
receiving one or more Type 2 configured grant (CG) Physical Uplink Shared Channel (PUSCH) configurations;
receiving User Equipment (UE) specific Radio Resource Control (RRC) signaling to configure a time-domain resource allocation table, wherein an entry of the time-domain resource allocation table is jointly configured with a number of repeated PUSCH transmissions in addition to a starting symbol, a length of PUSCH, and a PUSCH mapping type;
receiving a downlink control information (DCI) transmission to activate the one or more Type 2 CG PUSCH configurations, wherein the DCI includes a field pointing to the entry of the time-domain resource allocation table; and
generating, for transmission via radio frequency (RF) circuitry and in response to the DCI, the number of repeated PUSCH transmissions within a number of slots based on the one or more Type 2 CG PUSCH configurations and the entry of the time-domain resource allocation table.
|