| CPC G09G 3/3258 (2013.01) [G09G 2300/0426 (2013.01); G09G 2300/0819 (2013.01); G09G 2310/061 (2013.01); G09G 2320/0233 (2013.01); G09G 2320/0247 (2013.01)] | 19 Claims |

|
1. A pixel driving circuit, comprising: a driving sub-circuit, a writing sub-circuit, a compensation sub-circuit, an adjustment sub-circuit, and a first storage sub-circuit, wherein
the driving sub-circuit is coupled to a first node, a second node, and a third node; the driving sub-circuit is configured to transmit a voltage from the second node to the third node under control of a voltage of the first node;
the writing sub-circuit is coupled to the second node, a first scan signal terminal and a data signal terminal; the writing sub-circuit is configured to, in a writing phase, transmit a data signal received at the data signal terminal to the second node under control of a gate scan signal received from the first scan signal terminal;
the compensation sub-circuit is coupled to the first node, the third node and a compensation control terminal; the compensation sub-circuit is configured to, in the writing phase, transmit a voltage of the third node to the first node under control of a compensation signal received from the compensation control terminal;
the adjustment sub-circuit is coupled to at least one of the second node and the third node, and is further coupled to a second scan signal terminal and a first reference voltage signal terminal; and the adjustment sub-circuit is configured to, in a light-emitting adjustment phase, transmit a reference voltage signal received at the first reference voltage signal terminal to the at least one of the second node and the third node under control of a scan signal transmitted by the second scan signal terminal; and
the first storage sub-circuit is coupled to a first voltage terminal and the second node, wherein the first storage sub-circuit includes a first capacitor, a first electrode plate of the first capacitor is coupled to the first voltage terminal, and a second electrode plate of the first capacitor is coupled to the second node.
|