| CPC H10H 20/857 (2025.01) [H01L 25/13 (2013.01); H10H 20/812 (2025.01); H10H 20/8514 (2025.01); H10H 20/855 (2025.01); H01L 23/488 (2013.01); H01L 23/49 (2013.01); H01L 25/0753 (2013.01)] | 9 Claims |

|
1. A manufacturing method of an electronic device, comprising:
providing a substrate;
providing a plurality of signal lines on the substrate;
providing a first pad on the substrate;
providing a second pad on the substrate;
providing a connecting layer between the substrate and the first pad and between the substrate and the second pad;
providing a passivation layer between the substrate and the connecting layer and having a via, wherein the connecting layer is electrically connected to one of the plurality of signal lines through the via, and the first pad is electrically connected to the one of the plurality of signal lines through the connecting layer;
providing a first electronic component comprising a first electrode, wherein the first electrode is electrically connected to the first pad;
removing the first electronic component from the substrate when the first electronic component is dysfunctional; and
providing a second electronic component on the substrate and electrically connected to the second pad, wherein the second pad is electrically connected to the one of the plurality of signal lines through the connecting layer.
|