| CPC H10D 84/013 (2025.01) [H01L 23/5286 (2013.01); H01L 23/535 (2013.01); H10D 30/025 (2025.01); H10D 30/63 (2025.01); H10D 84/038 (2025.01)] | 16 Claims |

|
1. A vertical transport field effect transistor (VTFET) apparatus comprising:
a fin-shaped channel structure;
a gate stack surrounding the channel structure;
a top source/drain structure at a top end of the channel structure;
a top interconnect layer above the top source/drain structure;
a top contact that electrically connects the top source/drain structure to the top interconnect layer;
a bottom source/drain structure at a bottom end of the channel structure, wherein the bottom source/drain structure has a bottom surface and a side surface;
a backside interconnect layer below the bottom source/drain structure; and
a backside contact that touches the bottom surface of the bottom source/drain structure and also touches the side surface of the bottom source/drain structure and electrically connects the bottom source/drain structure to the backside interconnect layer.
|