| CPC H02J 3/38 (2013.01) [H02J 3/32 (2013.01); H02M 1/0095 (2021.05); H02M 3/1586 (2021.05); H02M 7/797 (2013.01); H02J 2300/24 (2020.01); H02J 2300/30 (2020.01); H02M 1/12 (2013.01)] | 14 Claims |

|
1. A multi-port power converter, comprising: an array of power transistors, at least one arrangement of inductors, and three bidirectional ports;
wherein the three bidirectional ports comprise: a first direct current (DC) port configured to connect to a first DC element; a second DC port configured to connect to a second DC element; and an AC port configured to connect to at least one single-phase or polyphase alternating current (AC) element;
wherein:
the first DC port is connected to the AC port using the array of power transistors forming a Full-Bridge topology; and
the second DC port is connected to the first DC port using the array of power transistors and the at least one arrangement of inductors forming an interleaved Half-Bridge Buck-Boost topology;
wherein the power converter further comprises:
a multivariable control subsystem configured to control respective currents in the at least three bidirectional ports through voltage signals to be generated with each branch of the power converter and through on and off signals of each of the power transistors of the array of power transistors, wherein the voltage signals are generated based on instantaneous power requirements in each of the three bidirectional ports; and
wherein each inductor of the at least one arrangement of inductors is connected between one of the phases of the first AC port and the second DC port, wherein each inductor is subjected to a sinusoidal voltage of magnitude and frequency predetermined by the first AC port and the second DC port, depending on the at least one AC element to be connected to the AC port and a voltage to be defined in the second DC port;
wherein the power converter is configured to connect the at least one AC element with the at least two DC elements in a single-stage multiport power converter such that power conversion between the three bidirectional ports occurs simultaneously by operation of the array of power transistors.
|