US 12,125,795 B2
Integrated chip with inter-wire cavities
Hsin-Chieh Yao, Hsinchu (TW); Chung-Ju Lee, Hsinchu (TW); Chih Wei Lu, Hsinchu (TW); Hsi-Wen Tien, Xinfeng Township (TW); Wei-Hao Liao, Taichung (TW); Yu-Teng Dai, New Taipei (TW); Hsin-Yen Huang, New Taipei (TW); and Chia-Tien Wu, Taichung (TW)
Assigned to Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu (TW)
Filed by Taiwan Semiconductor Manufacturing Company, Ltd., Hsinchu (TW)
Filed on Jul. 27, 2023, as Appl. No. 18/360,066.
Application 18/360,066 is a division of application No. 17/355,613, filed on Jun. 23, 2021, granted, now 11,842,966.
Prior Publication US 2023/0369231 A1, Nov. 16, 2023
Int. Cl. H01L 23/538 (2006.01); H01L 21/48 (2006.01); H01L 21/768 (2006.01); H01L 23/532 (2006.01)
CPC H01L 23/5384 (2013.01) [H01L 21/486 (2013.01); H01L 21/76802 (2013.01); H01L 21/7682 (2013.01); H01L 23/5329 (2013.01); H01L 23/5386 (2013.01)] 20 Claims
OG exemplary drawing
 
1. An integrated chip comprising:
a substrate;
a first conductive wire over the substrate;
a second conductive wire over the substrate and laterally spaced from the first conductive wire;
an etch-stop layer on a conductive sidewall of the first conductive wire and a conductive sidewall of the second conductive wire;
a first dielectric cap laterally between the first conductive wire and the second conductive wire, wherein the first dielectric cap laterally separates the first conductive wire from the second conductive wire, and wherein the first dielectric cap comprises a first dielectric material, wherein a bottom surface of the first dielectric cap delimits a first cavity that is laterally between the first conductive wire and the second conductive wire; and
a first residual capping structure over the second conductive wire, wherein a bottom surface of the first residual capping structure extends along a top surface of the second conductive wire, beyond the conductive sidewall of the second conductive wire, and directly over the etch-stop layer.