| CPC G06F 3/0632 (2013.01) [G06F 3/0619 (2013.01); G06F 3/0679 (2013.01)] | 20 Claims |
|
1. A method, comprising:
receiving an initialization command at a common logic block of a first semiconductor die of a memory system, the common logic block coupled with a plurality of interface blocks of the first semiconductor die that are each operable to access, via a respective set of one or more channels, one or more respective memory arrays of one or more second semiconductor dies of the memory system;
outputting, based on receiving the initialization command, an indication of instructions for each interface block of the plurality of interface blocks;
receiving, by each interface block of the plurality of interface blocks, the instructions based on the indication; and
performing, by each interface block of the plurality of interface blocks, one or more respective initialization operations based on each interface block receiving the instructions.
|