| CPC H10K 59/1315 (2023.02) [H10K 59/1213 (2023.02); H10K 59/351 (2023.02)] | 17 Claims |

|
1. An array substrate, comprising:
a base substrate, comprising a first region and a second region, the second region being located on at least one side of the first region in a first direction;
a plurality of gate lines, located in the first region of the base substrate, the plurality of gate lines being arranged along a second direction, the first direction being intersected with the second direction;
a gate driving structure, located in the second region of the base substrate, and the gate driving structure being configured to be electrically connected with the plurality of gate lines;
an interconnecting structure, located at a side of the plurality of gate lines away from the base substrate, the plurality of gate lines being electrically connected with the gate driving structure through the interconnecting structure;
an insulating layer, located between the plurality of gate lines and the interconnecting structure,
wherein a part, close to the gate driving structure, of at least one gate line of the plurality of gate lines comprises a first connecting portion and a second connecting portion, and the second connecting portion is located between the gate driving structure and the first connecting portion,
the insulating layer comprises at least one first via hole and at least one second via hole, the first connecting portion is electrically connected with the interconnecting structure through the first via hole so as to be electrically connected with the gate driving structure, and a straight line extending in a direction perpendicular to the base substrate passes through the second connecting portion, the second via hole and the interconnecting structure in turn;
at least a part of the second connecting portion is electrically connected with the interconnecting structure through the second via hole so as to be electrically connected with the gate driving structure;
the interconnecting structure comprises a plurality of sub-interconnecting structures, and two sub-interconnecting structures, which are respectively electrically connected with the first connecting portion and the second connecting portion of a same gate line, are electrically connected with each other.
|