| CPC H04N 21/234309 (2013.01) [H04N 21/2187 (2013.01); H04N 21/2393 (2013.01)] | 20 Claims |

|
15. A system, comprising:
a processor;
a plurality of video encoders operably coupled to the processor; and
a memory operably coupled to the processor, the memory storing instructions to cause the processor to:
receive, from a compute device and via a browser, a signal representing a requested media;
determine whether the browser is compatible with high efficiency video encoding (H.265);
in response to the browser being determined to be compatible with high efficiency video encoding:
cause transmission, via a first video encoder from the plurality of video encoders, of the requested media in a non-transcoded, H.265 format;
in response to the browser being determined not to be compatible with high efficiency video encoding, one of:
transcode a H.265 version of the requested media to a transcoded H.264 version of the requested media when the requested media includes recorded video footage,
transcode the H.265 version of the requested media to the transcoded H.264 version of the requested media when the requested media does not include recorded video footage and the requested media includes full resolution video footage, or
cause transmission, via a second video encoder from the plurality of video encoders, of the requested media in a non-transcoded, H.264 format when the requested media does not include recorded video footage and the requested media does not include full resolution video footage, the second video encoder different from the first video encoder.
|