| CPC G09G 3/3233 (2013.01) [G09G 3/3266 (2013.01); G09G 2300/0819 (2013.01); G09G 2300/0842 (2013.01); G09G 2300/0861 (2013.01); G09G 2310/08 (2013.01); G09G 2320/02 (2013.01)] | 23 Claims |
|
1. A light emitting device in which a pixel is arranged, the pixel including (1) a light emitting element, (2) a driving transistor having a first main terminal connected to the light emitting element and configured to supply, to the light emitting element, a current corresponding to a luminance signal, (3) a light emission control transistor arranged between a second main terminal of the driving transistor and a supply line that supplies a first potential and configured to control light emission of the light emitting element, (4) a write transistor arranged between a control terminal of the driving transistor and a signal line to which the luminance signal and a reference signal are supplied, and (5) a capacitive element arranged between the second main terminal and the control terminal,
wherein one frame period includes (1) a correction period during which the reference signal is supplied to the signal line, the write transistor is rendered conductive, and the reference signal is written in the control terminal, (2) a write period after the correction period, during which the luminance signal is supplied to the signal line, the write transistor is rendered conductive, and the luminance signal is written in the control terminal, and (3) a light emission period after the write period, during which the light emission control transistor changes from a non-conductive state to a conductive state, and the light emitting element emits light corresponding to the luminance signal,
wherein the light emission control transistor is rendered conductive during a conductive state of the write transistor in the correction period,
wherein, in a first period after an end of the correction period and before a start of the write period, the light emission control transistor is rendered conductive and then non-conductive from a conductive state,
wherein the first period does not include a correction period during which the reference signal is supplied to the signal line, the write transistor is rendered conductive, and the reference signal is written in the control terminal,
wherein a plurality of pixels including the pixel are arranged so as to form a plurality of rows,
wherein in pixels arranged in at least two rows of the plurality of rows, an operation in the correction period is executed at the same timing,
wherein a timing of rendering the light emission control transistor conductive after the end of the correction period and before the start of the write period is different between the pixels arranged in the at least two rows,
wherein the pixels arranged in the at least two rows include a pixel arranged in a first row and a pixel arranged in a second row, and
wherein a time difference between a time from a timing when the light emission control transistor is rendered conductive in the pixel arranged in the first row after the end of the correction period to the start of the write period in the pixel arranged in the first row and a time from a timing when the light emission control transistor is rendered conductive in the pixel arranged in the second row after the end of the correction period to the start of the write period in the pixel arranged in the second row is shorter than a time difference between a time from the end of the correction period to the start of the write period in the pixel arranged in the first row and a time from the end of the correction period to the start of the write period in the pixel arranged in the second row.
|