| CPC G09G 3/2092 (2013.01) [G09G 2310/0267 (2013.01)] | 20 Claims |

|
1. A pixel drive circuit, comprising:
a plurality of scan drive circuits cascaded in a pixel column direction, wherein the plurality of scan drive circuits are coupled to a plurality of rows of pixels via a plurality of gate lines; and each of the scan drive circuits is further coupled to a scan drive line and is configured to transmit a gate drive signal to a gate line coupled to the scan drive circuit based on a drive signal provided by the scan drive line;
a plurality of emission drive circuits cascaded in the pixel column direction, wherein the plurality of emission drive circuits are coupled to the plurality of rows of pixels via a plurality of emission control lines; and each of the emission drive circuits is further coupled to an emission drive line and is configured to transmit an emission control signal to an emission control line coupled to the emission drive circuit based on a drive signal provided by the emission drive line;
a plurality of compensation drive circuits cascaded in the pixel column direction, wherein the plurality of compensation drive circuits are coupled to the plurality of rows of pixels via a plurality of compensation lines; and each of the compensation drive circuits is further coupled to a compensation drive line and is configured to transmit a compensation signal to a compensation line coupled to the compensation drive circuit based on a drive signal provided by the compensation drive line; and
a plurality of reset drive circuits cascaded in the pixel column direction, wherein the plurality of reset drive circuits are coupled to the plurality of rows of pixels via a plurality of reset lines; and each of the reset drive circuits is further coupled to a reset drive line and is configured to transmit a reset signal to a reset line coupled to the reset drive circuit based on a drive signal provided by the reset drive line;
wherein a scan drive circuit, a emission drive circuit, a compensation drive circuit, and a reset drive circuit that are coupled to a same row of pixels are arranged sequentially in a pixel row direction, and the scan drive circuit is disposed on a side distal to the pixels; and among signal lines as coupled in the pixel drive circuit, a plurality of the signal lines is overlapped with each other, and cutouts are provided at overlapping portions of the plurality of signal lines.
|