| CPC G09G 3/3208 (2013.01) [G09G 2310/08 (2013.01); G09G 2330/021 (2013.01); G09G 2330/023 (2013.01)] | 20 Claims |
|
1. A driving circuit of a multi-panel display device, comprising:
a first driving chip, configured to drive a first display panel of the multi-panel display device; and
a second driving chip, configured to drive a second display panel of the multi-panel display device, wherein the first driving chip and the second driving chip share a power circuit;
wherein one of the first driving chip and the second driving chip is set as a master driving chip based on a first identification control signal, and the other of the first driving chip and the second driving chip is set as a slave driving chip based on a second identification control signal,
wherein the master driving chip is configured to transmit a power enable signal and a control signal to the power circuit, and the power circuit is configured to provide power voltages to the master driving chip and the slave driving chip based on the power enable signal and the control signal,
wherein in response to the master driving chip transmitting a timing control signal to the slave driving chip, the slave driving chip performs a power synchronization operation to synchronize with the master driving chip based on the timing control signal.
|