US 12,105,957 B2
Accelerating relaxed remote atomics on multiple writer operations
John Kalamatianos, Arlington, MA (US); Karthik Ramu Sangaiah, Seattle, WA (US); and Anthony Thomas Gutierrez, Seattle, WA (US)
Assigned to Advanced Micro Devices, Inc., Santa Clara, CA (US)
Filed by Advanced Micro Devices, Inc., Santa Clara, CA (US)
Filed on Dec. 23, 2022, as Appl. No. 18/087,964.
Prior Publication US 2024/0211134 A1, Jun. 27, 2024
Int. Cl. G06F 12/00 (2006.01); G06F 3/06 (2006.01)
CPC G06F 3/061 (2013.01) [G06F 3/0656 (2013.01); G06F 3/0659 (2013.01); G06F 3/0673 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A memory controller comprising:
a vector arithmetic logic unit (VALU) for performing scattered atomic memory operations on arrays of data elements; and
an atomic memory operation scheduler for:
scheduling atomic memory operations at the VALU;
identifying a plurality of scattered atomic memory operations with commutative and associative properties, the plurality of scattered atomic memory operations for operating on at least one element of an array of data elements associated with an address; and
commanding the VALU to perform the plurality of scattered atomic memory operations.