| CPC H10B 53/30 (2023.02) | 20 Claims |

|
1. A semiconductor memory device comprising:
a substrate;
a transistor disposed above the substrate, the transistor having a channel region defining an inner space; and
a capacitor passing through the transistor in a vertical direction in the inner space.
|