| CPC H03L 7/0995 (2013.01) [H03L 7/0891 (2013.01)] | 18 Claims |

|
1. A ring voltage-controlled oscillator based phase locked loop circuit comprising:
an integral path including a plurality of resistors and a plurality of transistors configured to correct low frequency variations;
a proportional path in electrical communication with the integral path, the proportional path including a plurality of transistors and a source degeneration circuit, wherein the source degeneration circuit includes a programmable resistor; and
a decoupling capacitor located at a ring voltage-controlled oscillator node in electrical communication with the proportional path, wherein the source degeneration circuit operates to cancel any effect from the ring voltage-controlled oscillator node.
|