CPC H04W 74/0833 (2013.01) [H04L 5/0048 (2013.01); H04W 56/001 (2013.01); H04W 72/23 (2023.01)] | 4 Claims |
1. A terminal comprising:
a receiver that receives a system information block (SIB) 1; and
a processor that determines, for a search space having an index equal to 0 configured based on the SIB 1, a physical downlink control channel (PDCCH) monitoring occasion,
wherein the determined PDCCH monitoring occasion that is for the search space having the index equal to 0, the search space being configured based on the SIB 1, is associated with a synchronization signal (SS)/physical broadcast channel (PBCH) block selected in a contention-based Random Access (CBRA) procedure,
the processor monitors the determined PDCCH monitoring occasion, and
the processor assumes that a demodulation reference signal antenna port for PDCCH reception in a control resource set having an index equal to 0 is quasi-co-located with the SS/PBCH block.
|