| CPC H04L 65/611 (2022.05) [H04L 49/351 (2013.01); H04L 65/65 (2022.05); H04N 21/44004 (2013.01)] | 15 Claims |

|
1. An integrated switching arrangement for processing and transmitting data comprising at least video data in a network, the integrated switching arrangement comprising:
a number of video interfaces configured to at least one of receive or send the video data in data streams;
a number of network interfaces configured to connect the integrated switching arrangement to a number of other spatially separated integrated switching arrangements, the other spatially separated integrated switching arrangements configured to transmit at least the video data;
a frame buffer controller and a frame buffer interface, the frame buffer controller configured to control access to a frame buffer, via the frame buffer interface such that the video data from one or more of the other spatially separated integrated switching arrangements can be at least one of stored in the frame buffer as a combined frame of the video data from one or more of the other spatially separated integrated switching arrangements or read out from the frame buffer; end
a connection matrix configured to receive and transmit the data streams between the number of video interfaces, the number of network interfaces, and the frame buffer interface; and
processing circuity configured to cause the integrated switching arrangement to
allocate a position of each data stream of the video data in the frame buffer such that the arrangement of the video data of the respective data streams is defined in the combined frame, and
reset the positions if there is a shift in a position of one of the data streams of video data in the frame buffer,
wherein routes of the data streams are specified via a configurable addressing scheme.
|