| CPC H02M 3/07 (2013.01) | 25 Claims |

|
1. A device, comprising:
a first transistor;
an output node electrically coupled to a first terminal of the first transistor, wherein the output node is unconnected to ground;
a boost node coupled with a second terminal of the first transistor to boost a charge for transfer from the boost node to the output node via the first transistor;
a circuit arranged to apply a shield voltage to a bulk contact of the first transistor at least partially responsive to a relationship between a voltage at the first terminal of the first transistor and a voltage at the second terminal of the first transistor;
a further first transistor, wherein the ungrounded output node electrically coupled to a first terminal of the further first transistor;
a further boost node coupled with a second terminal of the further first transistor to boost a charge for transfer from the further boost node to the ungrounded output node via the further first transistor; and
a further circuit arranged to apply a shield voltage to a bulk contact of the further first transistor at least partially responsive to a relationship between a voltage at the first terminal of the further first transistor and a voltage at the second terminal of the further first transistor,
wherein the first transistor coupled to alternately turn ON or OFF at least partially responsive to a voltage at the further boost node,
wherein the further first transistor coupled to alternately turn ON or OFF at least partially responsive to a voltage at the boost node.
|