| CPC H03B 5/04 (2013.01) [H03B 5/24 (2013.01)] | 10 Claims |
|
1. A circuit device comprising:
a clock signal generation circuit configured to generate a clock signal;
an output circuit configured to output an output clock signal based on the clock signal;
a clock terminal configured to output the output clock signal;
a test terminal;
a storage circuit configured to store a duty adjustment value; and
a duty adjustment circuit configured to adjust a duty of the clock signal based on the duty adjustment value, wherein
the output circuit
outputs a first DC voltage based on a normal rotation signal of the clock signal to the test terminal in a first state, and
outputs a second DC voltage based on a reverse rotation signal of the clock signal to the test terminal in a second state.
|