| CPC H10D 62/371 (2025.01) [H01L 21/76224 (2013.01); H10B 12/34 (2023.02); H10B 12/31 (2023.02)] | 16 Claims |

|
1. A semiconductor device comprising:
a trench defining an active region in a substrate;
a first insulating layer on a bottom surface and side surfaces of the active region inside the trench;
a shielding layer arranged on a surface of the first insulating layer and exposing a portion of the surface of the first insulating layer;
a second insulating layer arranged on the shielding layer and contacting the exposed portion of the surface of the first insulating layer along the bottom surface and the side surfaces of the active region inside the trench; and
a gap-fill insulating layer on the second insulating layer and being separated from the first insulating layer by the second insulating layer, such that the gap-fill insulating layer does not directly contact the first insulating layer,
wherein the first insulating layer includes at least one protrusion that protrudes over the surface of the first insulating layer and that contacts the second insulating layer.
|