| CPC G01N 23/203 (2013.01) [H04L 7/033 (2013.01); H04L 27/144 (2013.01)] | 20 Claims |

|
1. An apparatus, comprising:
one or more processors; and
a memory having instructions stored thereon that, when executed by the one or more processors, cause the apparatus to:
receive an excitation signal from an exciter;
select a backscatter signal pattern in a backscatter signal pattern set based on backscatter signal indication information received from the exciter, wherein the backscatter signal indication information indicates the backscatter signal pattern to be selected in the backscatter signal pattern set, wherein the backscatter signal pattern set comprises a plurality of backscatter signal patterns, and backscatter reference signals in the plurality of backscatter signal patterns do not overlap in time domain, and wherein the backscatter signal pattern set comprises a first backscatter signal pattern and a second backscatter signal pattern, the first backscatter signal pattern has a first ratio between a time of a first backscatter reference signal and a first backscatter data signal, the second backscatter signal pattern has a second ratio between a time of a second backscatter reference signal and a second backscatter data signal, and the first ratio is different from the second ratio;
modulate a backscatter reference signal and a backscatter data signal on the excitation signal based on the selected backscatter signal pattern, to obtain a backscatter signal; and
send the backscatter signal to a receiver.
|