CPC H04L 1/1861 (2013.01) [H04B 7/024 (2013.01); H04L 1/0061 (2013.01); H04L 1/1607 (2013.01); H04L 1/1671 (2013.01); H04L 1/1829 (2013.01); H04L 1/1858 (2013.01); H04L 5/001 (2013.01); H04L 5/0053 (2013.01); H04L 5/0055 (2013.01); H04W 24/04 (2013.01); H04W 28/04 (2013.01); H04W 72/21 (2023.01)] | 14 Claims |
1. An integrated circuit comprising:
an output, which, in operation, transmits data;
an input, which, in operation, receives data; and
circuitry, which, in operation, controls:
transmitting downlink data on a first component carrier and a second component carrier; and
receiving a block of ACK/NACK bits that indicates error detection results of the downlink data on the first component carrier and the second component carrier, wherein the block of ACK/NACK bits is mapped, according to a mapping table, to a phase point among phase points on an uplink control channel resource (PUCCH resource) selected from a plurality of PUCCH resources, wherein the mapping rule defines:
a first number of PUCCH resource(s) respectively associated with set(s) of phase points, wherein all phase points in the set are mapped with acknowledgment (ACK) or all phase points in the set are mapped with negative acknowledgement (NACK)/discontinuous transmission (DTX) in one of the error detection results; and
a second number of PUCCH resource(s) respectively associated with set(s) of phase points, wherein all phase points in the set are mapped with ACK or all phase points in the set are mapped with NACK/DTX in another one of the error detection results;
wherein a maximum difference between the first number of PUCCH resource(s) and the second number of PUCCH resource(s) is one or zero;
wherein,
the circuitry, responsive to the block of ACK/NACK bits indicating a retransmission, controls transmitting the downlink data in the retransmission.
|