| CPC H01J 37/32146 (2013.01) [H01J 37/32128 (2013.01); H01J 37/32137 (2013.01); H01J 37/32174 (2013.01)] | 19 Claims | 

| 
               1. A substrate processing system, the system comprising: 
            a substrate support assembly disposed within a processing chamber; 
                a bias electrode disposed within the substrate support assembly; 
                a pulse voltage waveform generator configured to deliver a pulse voltage waveform to the bias electrode; 
                a support base operable as a radio frequency (RF) electrode; 
                a RF generator assembly electrically coupled to the support base; 
                a controller coupled to the pulse voltage waveform generator and the RF generator assembly, wherein the controller comprises a plurality of pulsers and at least one synchronization pulser, the at least one synchronization pulser configured to transmit a synchronization signal; and 
                a memory for storing a program that is configured to provide instructions, which when executed by the controller, cause the pulse voltage waveform to be generated, wherein the pulse voltage waveform comprises a plurality of asymmetric voltage pulses. 
               |