| CPC H10K 59/131 (2023.02) [H10K 59/122 (2023.02); H10K 59/873 (2023.02)] | 11 Claims |

|
1. A display panel, comprising: a substrate, wherein:
the substrate has a display region and a border region surrounding the display region;
the border region comprises a first power voltage line and a first planarization layer sequentially stacked on a side of the substrate;
the border region has a first dam region surrounding the display region and a second dam region surrounding the first dam region;
an orthographic projection of the first power voltage line on the substrate is entirely within the first dam region;
at least a part of an orthographic projection of the first planarization layer on the substrate is within the first dam region and the second dam region, and a part of the first planarization layer within the first dam region at least covers a side surface of the first power voltage line; and
the first planarization layer has a first groove and a second groove, the first groove is between the first dam region and the display region, and the second groove is between the first dam region and the second dam region;
wherein an orthographic projection, on a plane perpendicular to the substrate, of a side surface of the first groove away from the display region is covered by an orthographic projection, on the plane perpendicular to the substrate, of a side surface of the first power voltage line close to the display region and an orthographic projection, on the plane perpendicular to the substrate, of an end surface of the first power voltage line in an extension direction of the first power voltage line; the first power voltage line has a stepped structure, and a stepped surface of the stepped structure is on a side, close to the display region, of the first power voltage line; and a contour of the first groove is the same as a contour of a side, adjacent to the first groove, of the first power voltage line;
wherein an orthographic projection of the second groove on the substrate does not overlap with the orthographic projection of the first power voltage line on the substrate.
|