| CPC G11C 29/022 (2013.01) [G11C 29/52 (2013.01)] | 19 Claims |

|
1. A data storage device, comprising:
a memory device including a plurality of memory blocks; and
a memory controller configured to control the memory device,
wherein the plurality of memory blocks are connected with row lines, wherein the row lines include word lines,
wherein the memory controller is further configured to:
check whether a resistive defect occurs at the row lines except for the word lines; and
set a program operation time of a memory block corresponding to a row line, at which the resistive defect occurs, to be longer than a program operation time of the other memory blocks.
|