US 11,996,844 B2
Duty cycle correction circuit and method of operating the same
Dae Ho Yang, Icheon-si (KR); Min Su Kim, Icheon-si (KR); Kwan Su Shon, Icheon-si (KR); Keun Seon Ahn, Icheon-si (KR); Soon Sung An, Icheon-si (KR); Su Han Lee, Icheon-si (KR); Jae Hoon Jung, Icheon-si (KR); Kyeong Min Chae, Icheon-si (KR); Jae Hyeong Hong, Icheon-si (KR); and Jun Sun Hwang, Icheon-si (KR)
Assigned to SK hynix Inc., Icheon-si (KR)
Filed by SK hynix Inc., Icheon-si (KR)
Filed on Feb. 7, 2023, as Appl. No. 18/106,915.
Claims priority of application No. 10-2022-0079713 (KR), filed on Jun. 29, 2022.
Prior Publication US 2024/0007085 A1, Jan. 4, 2024
Int. Cl. H03K 3/017 (2006.01); H03K 5/05 (2006.01); H03K 5/135 (2006.01); H03K 5/156 (2006.01)
CPC H03K 3/017 (2013.01) [H03K 5/05 (2013.01); H03K 5/135 (2013.01); H03K 5/1565 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A duty cycle correction circuit comprising:
a duty correction circuit configured to correct a duty rate of an input clock signal based on a duty control code and configured to generate an output clock signal;
an information generation circuit configured to compare a difference between operation power voltages based on an operation mode and configured to generate voltage information; and
a duty control circuit configured to receive the voltage information from the information generation circuit and configured to generate the duty control code that includes the voltage information based on a duty rate of the output clock signal.