US 11,989,134 B2
Apparatus and method
Yuval Elad, Cambridge (GB); Jason Parker, Cambridge (GB); Richard Roy Grisenthwaite, Cambridge (GB); Simon John Craske, Cambridge (GB); and Alexander Donald Charles Chadwick, Cambridge (GB)
Assigned to Arm Limited, Cambridge (GB)
Appl. No. 17/907,178
Filed by ARM LIMITED, Cambridge (GB)
PCT Filed Mar. 8, 2021, PCT No. PCT/GB2021/050574
§ 371(c)(1), (2) Date Sep. 23, 2022,
PCT Pub. No. WO2021/191585, PCT Pub. Date Sep. 30, 2021.
Claims priority of application No. 2004259 (GB), filed on Mar. 24, 2020.
Prior Publication US 2023/0236987 A1, Jul. 27, 2023
Int. Cl. G06F 12/00 (2006.01); G06F 3/06 (2006.01); G06F 12/10 (2016.01)
CPC G06F 12/10 (2013.01) [G06F 3/0622 (2013.01); G06F 3/0637 (2013.01); G06F 3/0673 (2013.01)] 20 Claims
OG exemplary drawing
 
1. An apparatus comprising:
translation circuitry to perform a translation operation to generate a translated second memory address within a second memory address space as a translation of a first memory address within a first memory address space, in which the translation circuitry is configured to generate the translated second memory address in dependence upon translation information stored at one or more translation information addresses;
permission circuitry to perform an operation to detect permission information to indicate, for a given second memory address, whether memory access is permitted to the given second memory address; and,
access circuitry to allow access to data stored at the given second memory address when the permission information indicates that memory access is permitted to the given second memory address;
the access circuitry being configured to selectively allow access by the translation circuitry to a translation information address without the permission circuitry having completed the operation to detect permission information to indicate whether memory access is permitted to that translation information address.