| CPC H04B 10/2543 (2013.01) [H04B 10/6163 (2013.01)] | 11 Claims |

|
1. A nonlinearity compensation circuit comprising:
a detector that detects a combination of input levels of a plurality of input signals;
a memory that saves a correction value information item to compensate for nonlinear distortion, the correction value information item being saved corresponding to the combination of the input levels; and
a compensator that corrects a target signal among said plurality of input signals using the correction value information item acquired from the memory based on the combination of the input levels detected by the detector,
wherein the detector detects the combination of the input levels using a detection threshold that identifies input levels fewer than a number of amplitude levels determined by a modulation and demodulation scheme.
|