| CPC H04W 72/23 (2023.01) [H04L 1/1812 (2013.01); H04L 1/1854 (2013.01); H04L 1/1864 (2013.01); H04L 1/1887 (2013.01)] | 13 Claims |

|
1. An apparatus comprising:
processor circuitry; and
a memory element storing software instructions executable by the processor circuitry to cause a base station of a wireless communication network to:
generate a single downlink control message including:
respective downlink grants for a plurality of payload data messages; and
parameters indicating uplink resources for transmission of acknowledgment feedback for each of the payload data messages;
transmit the downlink control message to a user equipment (UE);
transmit the plurality of payload data messages according to the downlink grants; and
receive, from the UE, acknowledgment feedback for each of the payload data messages, via the indicated uplink resources;
wherein the parameters specify a first uplink message for transmission of acknowledgment feedback for a first set of the plurality of payload data messages of a high priority and a second uplink message for transmission of acknowledgment feedback for a second set of the plurality of payload data messages of a low priority, and wherein the downlink control message identifies the first set of the payload data messages as high-priority messages and the second set of the payload data messages as low-priority messages.
|