CPC H04N 25/779 (2023.01) [H04N 25/772 (2023.01)] | 11 Claims |
1. An image sensor device comprising:
a pixel array including a plurality of digital pixels; and
a pixel driver including a high-speed scanner configured to generate reset enable signals and signal enable signals, and configured to control the plurality of digital pixels, wherein:
each of the plurality of digital pixels includes a photo detector, a comparator, and a memory circuit,
the pixel array outputs reset sampling values and signal sampling values stored in memory circuits at high speed based on the reset enable signals and the signal enable signals,
the high-speed scanner includes:
a first flip-flop configured to receive a clock signal and a read trigger signal and to output a first reset enable signal of the reset enable signals;
a first dummy flip-flop configured to receive the clock signal and the first reset enable signal and to output a first dummy signal; and
a second flip-flop configured to receive the clock signal and the first dummy signal and to output a first signal enable signal of the signal enable signals.
|