| CPC H03H 7/40 (2013.01) [H03F 1/56 (2013.01)] | 14 Claims |

|
1. A method of impedance tuning in a semiconductor processing tool, comprising:
measuring a voltage and a current of a transmission line;
converting an analog voltage signal of the measured voltage and an analog current signal of the measured current into a digital voltage signal and a digital current signal;
calculating a u-vector from the digital voltage signal and the digital current signal, the u-vector having real components and imaginary components;
calculating a C1 position of a first capacitor with the real components of the u-vector; and
calculating a C2 position of a second capacitor with the imaginary components of the u-vector.
|