a memory cell array including a plurality of memory cells; and
a control logic configured to:
receive an active command which is split into a first portion and a second portion, the active command including a bank address and a row address for activating a word line corresponding to the bank address and the row address; and
receive a column address strobe (CAS) command between the first portion and the second portion of the active command.