|
1. A display panel comprising: a driving transistor including a first electrode connected to a first node, a gate electrode connected to a second node, and a second electrode connected to a third node, the driving transistor configured to supply a driving current to a light emitting device including an anode electrode, a cathode electrode, and an organic compound layer; a first transistor that is electrically connected between the second node and the third node; a second transistor that is electrically connected between the first node and a data line that supplies a data voltage; a third transistor that is electrically connected between the first node and a power line that supplies a high potential voltage; a storage capacitor which comprises a first electrode and a second electrode, the first electrode of the storage capacitor connected to the power line that supplies the high potential voltage and the second electrode of the storage capacitor connected to the second node; a fourth transistor electrically connected between the third node and a fourth node, the fourth node connected to the light emitting device; a sixth transistor electrically connected between the fourth node and a first voltage line that supplies an anode reset voltage; a seventh transistor electrically connected between the first node and a second voltage line that supplies a bias voltage, and a fifth transistor electrically connected between the second node and a voltage line that supplies an initialization voltage, and wherein the display panel is divided into a display area in which pixels are disposed, a first bezel area located on a first side of the display area, and a second bezel area located on a second side of the display area, and wherein a first gate-in-panel (GIP) driving circuit located on the first bezel area and a second GIP driving circuit located on the second bezel area are asymmetrical, and wherein the first GIP driving circuit comprises a light emission control (EM) driving circuit that supplies a light emission control signal to a pixel circuit, and the second GIP driving circuit does not comprise an EM driving circuit.
|
