| CPC G09G 3/32 (2013.01) [G09G 2310/0267 (2013.01)] | 14 Claims |

|
1. A display panel comprising a display area and a non-display area disposed at at least one side of the display area, wherein the display panel further comprises:
a substrate; and
a driving circuit layer disposed at a side of the substrate, the driving circuit layer comprising multistage gate driving units disposed in the non-display area and stage transmission signal lines connecting the gate driving units of different stages, and
wherein the driving circuit layer comprises a first semiconductor layer disposed at the side of the substrate, the first semiconductor layer comprises a plurality of first semiconductors disposed in non-display regions, and the gate driving units comprise the first semiconductors; and
the stage transmission signal line is disposed between the first semiconductor layer and the substrate, and is arranged to overlap with at least a portion of the gate driving unit in the non-display area;
wherein the driving circuit layer further comprises a first metal layer disposed at a side of the first semiconductor layer away from the substrate, the first metal layer comprises a gate disposed in the non-display region, and the gate driving unit comprises the gate; and
the stage transmission signal line is arranged to overlap with at least a portion of the gate in the non-display area;
wherein the driving circuit layer further comprises a second metal layer disposed at a side of the first metal layer away from the substrate, the second metal layer comprises a metal wire disposed in the non-display area, and the gate driving unit comprises the metal wire; and
the stage transmission signal line is arranged to overlap with at least a portion of the metal wire in the non-display area;
wherein the driving circuit layer further comprises a source-drain layer disposed at a side of the second metal layer away from the first metal layer, the gate driving unit comprises a transistor, the transistor comprises a first electrode and a second electrode disposed in the source-drain layer, and the first electrode passes through a first via hole and is connected to the stage transmission signal line.
|