| CPC H04B 7/18584 (2013.01) [H04B 7/18519 (2013.01); H04B 7/18521 (2013.01)] | 26 Claims |

|
1. A computing device, comprising:
processing circuitry; and
a memory device including instructions embodied thereon, wherein the instructions, which when executed by the processing circuitry, configure the processing circuitry to perform operations to establish an inter-satellite link pathway, with operations to:
identify a communication path for inter-satellite link communications in a satellite constellation, the communication path identified based on a first terrestrial location of a first satellite uplink to the satellite constellation and a second terrestrial location of a second satellite uplink to the satellite constellation, the satellite constellation comprising a plurality of satellite vehicles;
determine a timing and a direction of the communication path within the satellite constellation based on inter-satellite links available among the plurality of satellite vehicles, wherein at least one property of the communication path is identified to be prioritized relative to other communication paths used among the plurality of satellite vehicles; and
generate pathway data for configuration of the plurality of satellite vehicles, the pathway data indicating the timing and the direction of the communication path to control the inter-satellite links, wherein bandwidth resources of the inter-satellite links are reserved for the communication path between a first satellite of the satellite constellation used for the first satellite uplink and a second satellite of the satellite constellation used for the second satellite uplink;
wherein the computing device is located at a third terrestrial location, and wherein the pathway data is provided with commands communicated to the satellite constellation.
|