| CPC H03M 1/0604 (2013.01) [H03M 1/0836 (2013.01); H03M 1/0854 (2013.01); H03M 3/00 (2013.01)] | 20 Claims |

|
1. An analog to digital conversion (ADC) circuit comprising:
a voltage-controlled oscillator (VCO)-based quantizer that receives a voltage input signal to be quantized and provides a digital output;
a predictor that samples the digital output, evaluates correlation between successive samples, and predicts a predicted quantization error correction from the correlation to minimize voltage-to-frequency transfer of the VCO;
a feedback loop L1 with a digital to analog converter (DAC) receiving the predicted quantization error correction, converting it and adding it to the voltage input signal; and
a feedback loop L2 to add the predicted quantization error to the digital output.
|