a high gain input stage configured as an integrator in a successive approximation register (SAR) analog-to-digital converter (ADC);

a clamping and filtering stage configured to clamp a voltage on a high impedance node to a predetermined level approximately equal to a diode voltage drop in a clamping mode of an SAR cycle; and

a decision-making stage connected to an output of the clamping and filtering stage.