CPC H03M 1/12 (2013.01) [H03M 1/00 (2013.01); G06F 3/0604 (2013.01); G06F 3/0655 (2013.01); G06F 3/0679 (2013.01); G06F 13/00 (2013.01); G06F 13/28 (2013.01); G06F 2213/28 (2013.01)] | 20 Claims |
1. An apparatus to write data to registers comprising:
interface circuitry to receive an analog signal; and
sequencer circuitry to:
determine whether the apparatus is to operate in a single transfer state or a multiple transfer state;
access a configuration from a control register in a plurality of control registers;
initiate a conversion of the analog signal to a digital value based on the configuration; and
write the digital value to a result register in a plurality of result registers based on the determination.
|