| CPC H02M 3/33592 (2013.01) [H02M 1/0064 (2021.05); H02M 3/33584 (2013.01); H02M 3/158 (2013.01)] | 28 Claims |

|
1. A dual active bridge circuit, comprising:
a primary side circuit configured to be coupled to a power source for receiving an input voltage, wherein the primary side circuit comprises:
a first half-bridge comprising a first high-side transistor and a first low-side transistor electrically coupled at a first node; and
an energy transfer inductor coupled to the first node and configured to provide an inductor current based on a voltage differential across the energy transfer inductor;
a secondary side circuit configured to provide an output voltage, wherein the secondary side circuit comprises:
a second half-bridge comprising a second high-side transistor and a second low-side transistor electrically coupled at a second node;
a transformer configured to transfer energy from the primary side circuit to the secondary side circuit based on the inductor current, wherein the transformer comprises:
a first coil electrically coupled to the energy transfer inductor for receiving the inductor current and a second coil electrically coupled to the second node of the second half-bridge, wherein the first coil is magnetically coupled to the second coil; and
a controller configured to drive each of the first high-side transistor, the first low-side transistor, the second high-side transistor, and the second low-side transistor between respective switching states with a same duty cycle to control the voltage differential across the energy transfer inductor,
wherein the controller is configured to drive the first high-side transistor 180° out-of-phase with respect to the first low-side transistor,
wherein the controller is configured to drive the second high-side transistor 180° out-of-phase with respect to the second low-side transistor
wherein the same duty cycle is less than 50% such that the first high-side transistor, the first low-side transistor, the second high-side transistor, and the second low-side transistor are simultaneously off for a predetermined interval.
|