US 12,255,655 B2
Clock monitor
Alan Scott Fiedler, Santa Barbara, CA (US)
Assigned to Microsoft Technology Licensing, LLC, Redmond, WA (US)
Filed by Microsoft Technology Licensing, LLC, Redmond, WA (US)
Filed on Jun. 10, 2021, as Appl. No. 17/344,775.
Prior Publication US 2022/0407506 A1, Dec. 22, 2022
Int. Cl. H03K 5/24 (2006.01); G01R 31/08 (2020.01); G06F 1/08 (2006.01); H03K 5/00 (2006.01)
CPC H03K 5/24 (2013.01) [G01R 31/088 (2013.01); G06F 1/08 (2013.01); H03K 2005/00078 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A clock monitor circuit, comprising a plurality of delay cells, each delay cell including a delay portion coupled to a comparator portion, the delay portions connected in series to form a delay line, the delay line configured to generate an array of delayed clock signals from a monitored clock signal, each comparator portion configured to perform a comparison which compares a delayed clock signal to an expected value for at least one of: a monitored clock signal period, a monitored clock signal high time duration, or a monitored clock signal low time duration, each comparator portion also configured to output a failure detection signal indicating whether the expected values are met.