| CPC H02M 1/32 (2013.01) [H02J 3/00 (2013.01); H02J 3/007 (2020.01); H02J 3/38 (2013.01); H02J 3/388 (2020.01); H02J 7/0068 (2013.01); H02J 7/35 (2013.01); H02J 9/061 (2013.01); H02M 1/36 (2013.01); H02M 7/537 (2013.01); H02M 7/53871 (2013.01); H02H 3/16 (2013.01); H02J 2300/00 (2020.01); H02J 2300/22 (2020.01); Y02A 30/00 (2018.01); Y02B 10/10 (2013.01); Y02E 10/56 (2013.01)] | 26 Claims |

|
1. A DC to AC inverter, comprising:
circuitry configured to define a plurality of different voltage levels, wherein each level is defined by lower and upper voltage values;
a jittering controller configured to jitter between the lower and upper voltage values in each level to generate a number N of preliminary AC waveforms, each having mean values between the lower and upper voltage values within each level;
one or more AC output filters, each configured to receive a preliminary AC waveform and to remove the jittering and provide a smooth output AC waveform; and
positive and negative DC input terminals to receive DC power, and wherein the inverter is configured to cause the positive and negative DC input terminals to vary alike in voltage according to a common mode waveform while maintaining a substantially constant differential voltage between them, the variation in voltage having substantially the same common waveform on both the positive and negative DC input terminals and transitioning between a greatest negative and a greatest positive value at a frequency equal to N times the output AC waveform frequency.
|