US 11,929,350 B2
Method for packaging semiconductor, semiconductor package structure, and package
Jie Liu, Hefei (CN); and Zhan Ying, Hefei (CN)
Assigned to CHANGXIN MEMORY TECHNOLOGIES, INC., Hefei (CN)
Filed by CHANGXIN MEMORY TECHNOLOGIES, INC., Hefei (CN)
Filed on Jul. 12, 2021, as Appl. No. 17/372,530.
Application 17/372,530 is a continuation of application No. PCT/CN2020/096254, filed on Aug. 14, 2020.
Claims priority of application No. 201910982076.1 (CN), filed on Oct. 16, 2019.
Prior Publication US 2021/0335757 A1, Oct. 28, 2021
Int. Cl. H01L 23/00 (2006.01); H01L 21/78 (2006.01); H01L 25/00 (2006.01); H01L 25/065 (2023.01)
CPC H01L 25/0657 (2013.01) [H01L 21/78 (2013.01); H01L 23/562 (2013.01); H01L 25/50 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06541 (2013.01); H01L 2225/06548 (2013.01); H01L 2225/06586 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A method for packaging a semiconductor, comprising:
providing a substrate wafer, the substrate wafer having a first surface and a second surface arranged opposite to each other, the first surface having a plurality of grooves, wherein a plurality of electrically conductive pillars are provided at a bottom of a given one of the plurality of grooves, and the plurality of electrically conductive pillars penetrate through the bottom of the given groove to the second surface of the substrate wafer;
providing a plurality of semiconductor die stacks in the plurality of grooves such that a given one of the plurality of semiconductor die stacks is provided in a corresponding one of the plurality of grooves, wherein an upper surface of the given semiconductor die stack is lower than or flush with an upper edge of the corresponding groove, and a bottom of the given semiconductor die stack is electrically connected to the plurality of electrically conductive pillars provided at the bottom of the corresponding groove; and
filling an insulating dielectric in gaps among sidewalls of the plurality of grooves and the plurality of semiconductor die stacks to form an insulating dielectric layer, the insulating dielectric layer covering upper surface of the plurality of semiconductor die stacks to seal up the plurality of semiconductor die stacks to form a semiconductor package structure.