| CPC H04L 63/10 (2013.01) [H04L 63/08 (2013.01); H04L 63/164 (2013.01); H04L 69/18 (2013.01)] | 20 Claims |

|
1. A network computer system comprising:
a memory resource component;
a controller operable to interconnect the memory resource component with an Internet Protocol (IP) channel;
wherein the controller includes a switching mechanism that is operable between (i) an off-state, where an airgap exists that separates an input signal line of the memory resource component from the IP channel, such that the memory resource component is not accessible over the IP channel; and (ii) an on-state, where the memory resource component is accessible over the IP channel; and
wherein the controller is operable to receive an external signal over a non-IP channel, and to generate a trigger signal for the controller to implement a switching operation based on the external signal, the trigger signal causing the switching mechanism to change from one of the off state or on state to an other of the off or on state.
|