US 12,237,416 B2
Cut-fin isolation regions and method forming same
Shiang-Bau Wang, Pingzchen (TW); Li-Wei Yin, Hsinchu (TW); and Shao-Hua Hsu, Taitung (TW)
Assigned to TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD., Hsinchu (TW)
Filed by Taiwan Semiconductor Manufacturing Co., Ltd., Hsinchu (TW)
Filed on Nov. 8, 2021, as Appl. No. 17/453,869.
Application 17/453,869 is a division of application No. 16/153,026, filed on Oct. 5, 2018, granted, now 11,171,236.
Claims priority of provisional application 62/712,330, filed on Jul. 31, 2018.
Prior Publication US 2022/0059685 A1, Feb. 24, 2022
Int. Cl. H01L 29/78 (2006.01); H01L 21/762 (2006.01); H01L 21/8234 (2006.01); H01L 21/84 (2006.01); H01L 27/088 (2006.01); H01L 29/66 (2006.01)
CPC H01L 29/785 (2013.01) [H01L 21/76243 (2013.01); H01L 21/76267 (2013.01); H01L 21/823431 (2013.01); H01L 21/845 (2013.01); H01L 27/0886 (2013.01); H01L 29/66795 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A device comprising:
isolation regions;
a first semiconductor fin and a second semiconductor fin parallel to each other and protruding higher than top surfaces of the isolation regions;
a first gate stack and a second gate stack crossing over the first semiconductor fin and the second semiconductor fin;
a first cut-metal isolation region and a second cut-metal isolation region parallel to the first semiconductor fin and the second semiconductor fin, wherein the first semiconductor fin and the second semiconductor fin are between the first cut-metal isolation region and the second cut-metal isolation region, and the first cut-metal isolation region and the second cut-metal isolation region both penetrate through the first gate stack and the second gate stack; and
a cut-fin isolation region between the first gate stack and the second gate stack, wherein the cut-fin isolation region has a first end contacting the first cut-metal isolation region and a second end contacting the second cut-metal isolation region to form a first distinguishable interface and a second distinguishable interface, respectively, and wherein the first distinguishable interface and the second distinguishable interface extend to a level lower than a bottom surface of the isolation regions, and a portion of the isolation regions between the first semiconductor fin and the second semiconductor fin is penetrated-through by the cut-fin isolation region.