CPC G11C 11/40615 (2013.01) [G11C 11/40622 (2013.01); G11C 11/4085 (2013.01); G11C 11/4087 (2013.01); G11C 11/4091 (2013.01)] | 20 Claims |
1. A semiconductor memory device comprising:
a command and address generator configured to decode a command to generate an active command, and to generate an address applied with the active command as a row address;
a control signal generator configured to generate sequence data in response to the active command, and the control signal generator configured to activate a random pick signal in response to the sequence data corresponding to previously stored comparison data; and
a memory cell array comprising an odd page memory cell array including a plurality of first memory cells and an even page memory cell array including a plurality of second memory cells, the memory cell array configured to perform an active operation on selected first memory cells of the odd page memory cell array or selected second memory cells of the even page memory cell array, the active operation based on the row address and in response to the random pick signal being deactivated, or configured to simultaneously perform the active operation on the selected first memory cells of the odd page memory cell array and the selected second memory cells of the even page memory cell array based on the row address and in response to the random pick signal being activated.
|