| CPC H04W 52/241 (2013.01) [H04J 11/005 (2013.01); H04J 11/0066 (2013.01); H04L 5/0021 (2013.01); H04L 5/0023 (2013.01); H04L 5/006 (2013.01); H04L 5/0073 (2013.01); H04W 24/02 (2013.01); H04W 24/08 (2013.01); H04W 24/10 (2013.01); H04W 52/243 (2013.01); H04W 72/541 (2023.01); H04W 72/542 (2023.01); H04W 88/08 (2013.01)] | 20 Claims |

|
1. A device comprising:
a processing system including a processor; and
a memory that stores executable instructions that, when executed by the processing system, facilitate performance of operations comprising:
obtaining a plurality of Signal to Interference plus Noise Ratio (SINR) measurements from each of a plurality of cell sites in communication with the processing system;
identifying a cell site with a lowest SINR measurement, resulting in an identified cell site;
based on a determination that the lowest SINR measurement is less than a first SINR threshold, initiating an action to affect SINR associated with the identified cell site; and
transmitting information to one or more other cell sites of the plurality of cell sites that enables the one or more other cell sites to counteract the action.
|