US 12,218,212 B2
Semiconductor device
Doosan Back, Seoul (KR); Dongoh Kim, Daegu (KR); Gyuhyun Kil, Hwaseong-si (KR); and Jung-Hoon Han, Hwaseong-si (KR)
Assigned to Samsung Electronics Co., Ltd., (KR)
Filed by SAMSUNG ELECTRONICS CO., LTD., Suwon-si (KR)
Filed on Oct. 27, 2023, as Appl. No. 18/496,336.
Application 18/496,336 is a continuation of application No. 18/074,125, filed on Dec. 2, 2022, granted, now 11,843,039.
Application 18/074,125 is a continuation of application No. 17/406,162, filed on Aug. 19, 2021, granted, now 11,545,554, issued on Jan. 3, 2023.
Claims priority of application No. 10-2020-0174793 (KR), filed on Dec. 14, 2020.
Prior Publication US 2024/0063279 A1, Feb. 22, 2024
This patent is subject to a terminal disclaimer.
Int. Cl. H01L 29/423 (2006.01); H01L 29/417 (2006.01); H01L 29/51 (2006.01)
CPC H01L 29/42368 (2013.01) [H01L 29/41725 (2013.01); H01L 29/513 (2013.01)] 20 Claims
OG exemplary drawing
 
1. A semiconductor device, comprising:
a substrate;
a first dielectric layer on the substrate;
a second dielectric layer on the first dielectric layer, the second dielectric layer including hafnium;
a gate electrode on the second dielectric layer;
a gate capping pattern on the gate electrode;
a first spacer on a side surface of the gate electrode, the first spacer having a first dielectric constant;
a second spacer on the first spacer, the second spacer having a second dielectric constant;
a third spacer between the first spacer and the second spacer, the third spacer having a third dielectric constant;
an interlayer insulating layer covering the second spacer; and
a contact plug in the interlayer insulating layer and electrically connected to the substrate,
wherein the first dielectric constant ranges from 6.5 to 7.5,
wherein the second dielectric constant ranges from 3 to 6,
wherein the third dielectric constant is less than the first dielectric constant and the second dielectric constant.